			OCT 1 6	3003 E		SHE	ET 1	OF	1
Form PTO 1449 U.S. DEPARTMENT OF COMMER PATENT AND TRADENCE OFF			T OF COMMERCE	ATT SPOCKET NO.			SERIAL NO. 10/623,563		
			TRAC	APPLICANT		1			<u>,</u>
LIST OF	REFE	RENCES CITED BY A	PPLICANT	Yukio NISHIDA, et al.					
				FILING DATE	GROUP				
				July 22, 2003					
<i>,</i>			-	U.S. PATENT DOCUMENTS					_
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB FILING DATI			
	AA	2002/0100945 A1	08/01/2002	J. A. MANDELMAN, et al.					
	AB								
	AC								
	AD								
	AE								
	AF								
	AG								
	АН								
	Al								
	AJ								
	AK								
	AL								
	AM								
	AN								
			FO	REIGN PATENT DOCUMENTS					
		DOCUMENT	DATE	COUNTRY	TRANSLATION				
		NUMBER	DATE	COUNTRY		YES		. NO	-
(5)	AO	2002-222947	08/09/2002	JAPAN (with English extract)				X	
<u>(</u>	AP	2002-305287	10/18/2002	JAPAN (with corr. US 2002/1011945 A1)				X	
0	AQ	9-82958	03/28/97	JAPAN (with English extract)			\longrightarrow	· X	
	AR			<u></u>					
	AS					ļ			
· · · · · · · · · · · · · · · · · · ·	AT								
	AU								
•	AV		<u></u>						
		OTHER R	REFERENCES (Including Author, Title, Date, Pertine	ent Pages, e	tc.)			
B	AW	T. GHANI, et al., IEDM Technical Digest, pages 415-418, "100 NM GATE LENGTH HIGH PERFORMANCE / LOW POWER CMOS TRANSISTOR STRUCTURE", 1999							
Ġ	AX	T. MATSUMOTO, et al., IEDM Technical Digest, pages 219-222, "70 NM SOI-CMOS OF 135 GHz fmax WITH DUAL OFFSET-IMPLANTED SOURCE-DRAIN EXTENSION STRUCTURE FOR RF/ANALOG AND LOGIC APPLICATIONS", 2001							
0	AY	K. OTA, et al., Extended Abstracts of the 2001 International Conference on Solid State Devices and Materials, pages 148-149, "80 NM HIGH PERFORMANCE CMOSFET WITH LOW GATE LEAKAGE CURRENT USING CONVENTIONAL THIN GATE NITRIC OXIDE", 2001							
	AZ				Add	itional Refe	erences s	sheet(s) att	ached
Examiner		2MM				Date Considered 10-29-4			
				t citation is in conformance with MPEP with next communication to applicant.		ne through	citation	if not in	_